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Driven by the rapid growth of portable electronic devices, such as cellular phones and digital cameras, the floating gate flash memory is one of the fastest-growing mass storage devices. Although the scaling down of devices is essential for high-performance flash memory, a conventional flash memory technology has various problems. The thickness of the tunnel oxide in a conventional flash memory device cannot be scaled down to less than 7 nm because of data retention problem.
1 In order to overcome the limits of scaling down in the flash memory technology, many researchers have extensively studied for a discrete-trap-type memory, such as SONOS memory or nanocrystal memory. 2, 3 A fully depleted ͑FD͒ silicon-on-insulator ͑SOI͒ double-gate fin field-effect transistor ͑FinFET͒ structure has been proposed to fabricate a smaller SONOS memory device with a suppressed short-channel effect ͑SCE͒. 4, 5 For nanocrystal memory applications, the FinFET structure can also relieve the scaling down limits with immunity to the SCE and with a higher threshold voltage shift than in a conventional singlegate device. Recently, a double-gate nanocrystal memory device with an ultrathin body was reported, 6 though the formation of nanocrystals on the vertical channel surface of a FinFET structure has not yet been reported.
In this work, we developed a photo-CVD ͑chemical vapor deposition͒ process to form the Si nanocrystals for the FinFET nanocrystal floating gate memory device application. After successfully fabricating the FinFET nanocrystal floating gate memory device with a 100 nm gate length and a 30 nm fin width, the electrical characteristics of the device were evaluated.
The Si nanocrystals were deposited by using the Hgsensitized photo-CVD method and the details of photo-CVD systems were described in the previous work. 7 A mixture of silane ͑SiH 4 ͒ gas and hydrogen ͑H 2 ͒ gas as the source gases passed through a 20°C mercury bath before introducing to the reaction chamber. These gases were dissociated with light of 184.9 and 253.7 nm wavelengths from a lowpressure mercury vapor lamp. The ratio of hydrogen to silane ͑R =H 2 / SiH 4 ͒ in the gas phase was 3, and the deposition temperature was 150°C. The pressure of the chamber was kept at 0.5 torr.
The FinFET Si nanocrystal memory device was fabricated on the p-type ͑100͒ Unibond SOI wafers with a 100 nm top Si layer and a 200 nm buried oxide layer. Hybrid lithography method consisting of photolithography and electron-beam lithography ͑EBL͒ was used to produce the active region of Si fin structure with a 30 nm width and a 100 nm height. 9 After the growth of 3 nm thickness tunnel oxide by dry oxidation, the formation of Si nanocrystals as memory storage was performed by photo-CVD. Then a control gate dielectric layer was deposited on the layer of Si nanocrystals by low-pressure chemical vapor deposition ͑LPCVD͒ at 400°C. The flow ratio of O 2 and SiH 4 was 13, and the thickness of the SiO 2 layer was 10 nm. A phosphorus doped poly-Si layer with a thickness of 100 nm was deposited on the control gate dielectric by LPCVD. The EBL was used again to produce a fine gate line with a length of 100 nm. The plasma doping method was used to dope the source-drain extension ͑SDE͒ region at the sidewall of Si fin of FinFET devices. The rapid thermal annealing ͑RTA͒ at 850°C for 30 s was carried out to activate the dopant atoms at the source-drain junctions. Figure 1 is a scanning electron microscopy ͑SEM͒ image of Si nanocrystals formed by photo-CVD on a step-patterned Si wafer. The upper region of the image is the top surface of the 1 m etched Si pattern, and the lower region is the side surface of the pattern. The density of Si nanocrystals is about 7 ϫ 10 11 cm −2 at the top surface and about 3 ϫ 10 11 cm −2 at the side surface. Although the density of Si nanocrystals is slightly less at the side surface, we can confirm that the Si nanocrystals successfully formed at the side surface. The formation of Si nanocrystals depends on the sequence of the process: namely, incubation, nucleation, saturation of cluster density, and coalescence with deposition time. 8 The ultraviolet ͑UV͒ light source has two kinds of roles in this sequence. The first role is decomposition of the reaction gas to produce the adatoms required for the incubation stage and the nucleation stage. The second role is to supply the adatoms with surface diffusion energy for the nucleation. The UV light source supplies the surface diffusion energy at the lightexposed area and, thus, the Si nanocrystals are formed at the surface of the Si fin structure. The inset of Fig. 1 is a SEM image taken after the formation of Si nanocrystals at the Si fin and at the SDE region. The large area on the left side of this image is the source region, and the narrow line on the right side is the channel with the fin structure. It is found that the Si nanocrystals were deposited over all area, including the vertical fin surface. Figure 2 shows a cross-sectional transmission electron microscopy ͑TEM͒ image of the final FinFET nanocrystal floating gate memory device. The width of the fin is 34 nm at the top and 45 nm at the bottom. The height of the fin is 98 nm, and the thickness of the gate stacks ͑tunnel oxide/Si nanocrystal/control oxide͒ is approximately 14 nm. For the reliability of FinFET devices, the shape of the top corner of the fin is important for reliability because a sharp corner leads to a local oxide thinning effect. Thus, the oxide breakdown due to the crowding effect of the electrical field can occur at the sharp corner. Moreover, a hump of subthreshold characteristics appears in the I ds -V gs curves because a parasitic transistor with a lower threshold voltage was built at the sharp top corner. In our FinFET devices, the top corner of the fin, as shown in the TEM image, was well rounded by reactive ion etching ͑RIE͒ process. Figure 3 shows the subthreshold characteristics and the output current characteristics of the fabricated FinFET device with a gate length of 100 nm. The plasma doping method was applied to form the SDE region with a high aspect ratio. The measurement of electrical characteristics was performed at room temperature. The drain current-gate voltage ͑I ds -V gs ͒ characteristics of the fabricated FinFET devices showed a better subthreshold swing ͑SS͒ than those of bulk-Si devices. The SS was 83 mV/decade and the draininduced barrier lowering ͑DIBL͒ was 40 mV/ V. The saturation current was 11 A/m at V gs -V th = 1.5 V and V ds = 1.5 V. One of the key technologies for the fabrication of nanoscale complementary metal-oxide semiconductor ͑CMOS͒ devices is the formation of the SDE junction. Especially, the three-dimensional ͑3D͒ device architecture of the FinFET device leads to more complicated processes than that of conventional planar CMOS transistors. In the case of ion implantation, a tilted-angle implant or a high-energy implant process is indispensable for doping the long extension regions of a FinFET device, due to the high aspect ratio of fin extension regions. 10, 11 On the other hand, the plasma doping process can dope the sidewall of the fin extension regions with a high aspect ratio. 12 From our experimental results, we conclude that the plasma doping is highly effective for the 3D device architecture such as FinFET device, and it consequently reduces the complexity of the ion doping process. Figure 4 shows the I ds -V gs characteristics of FinFET nanocrystal floating gate memory devices after the opera- tions of writing and erasing with ±13 V for 0.5 s at V ds = 0.1 V. The I ds -V gs curves shift greatly from the initial state as a result of the charging and discharging effects of the Si nanocrystals, and the threshold voltage shift ͑⌬V th ͒ between the write state and the erase state is larger than 1.5 V. Figure 5 shows the retention characteristics of the fabricated FinFET nanocrystal floating gate memory. It is found that the V th window greater than 1.0 V was maintained, and approximately 71% of the charge remained after an electrical stress of 10 4 s. In summary, the FinFET silicon nanocrystal floating gate memory with a gate length of 100 nm was successfully fabricated and it revealed a memory effect as well as a suppressed short-channel effect. The photo-CVD for silicon nanocrystal formation and the plasma doping method for formation of SDE were proposed for fabrication of FinFET nanocrystal floating gate memory devices. The Si nanocrystals were formed over all channel area, including the vertical Si fin surface by photo-CVD. The plasma doping is effective for the 3D architecture of FinFET device and reduces the complexity of the ion doping process. The fabricated FinFET nanocrystal flash memory device showed better subthreshold swing and DIBL characteristics than bulk-Si devices, and it revealed a memory effect as well as a suppressed shortchannel effect. Further optimizations of tunnel oxide and control oxide can improve the performance of FinFET nanocrystal memory device with a larger V th window as well as a higher integrity. 
